

# HW / SW Implementation Overview (0A)

---

Copyright (c) 2013 - 2016 Young W. Lim.

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Please send corrections (or suggestions) to [youngwlim@hotmail.com](mailto:youngwlim@hotmail.com).

This document was produced by using OpenOffice and Octave.

# HW Implementation

ASIC (Application Specific Integrated Circuit)

RTL design




Logic Synthesis

Gate netlist

Physical Synthesis


GDS

```
always @(posedge clk)
  if (load) q = d;
```



# NAND Gate


## A Transistor Level



## A Gate Level




## A Layout




- METAL1
- POLY
- CONTACT
- N DIFFUSION
- P DIFFUSION
- N-WELL

## A Wafer processed




# SW Implementation




```
int i, s=0;
for(i=0; i<10; ++i)
  s+= i;
```

```
addi $s1, $0, 0
add $s0, $0, $0
addi $t0, $0, 10
...
```




# OS Kernel

- Process Management
- Multitasking
- Interrupts
- Modes
- Memory Management
- Virtual Memory
- Disk access
- File System
- Device Drivers




# Interrupt


## Asynchronous




**Hardware Interrupt**



≡




## Synchronous




INT  
0x80...

**Software Interrupt**




≡




# Interrupt and Parallelism


Asynchronous



Hardware Interrupt




≡



Two parallel threads of execution


Simulate parallelism

Time sharing






# Timer & Interrupt




# Multi-tasking

- Time Slice
- Time Sharing
- Round Robin Scheduling
- Context Switching




# GPIO

- read from port address
- write to port address
- write to port direction register




# HW (ASIC) & SW Implementations




# FPGA Architecture


## A Logic Block




## A Configurable Interconnection



## FPGA (Field Programmable Gate Array)




# Implementing Boolean Functions



A Truth Table

LUT (Look up table)



A Logic Block





Combinational Logic

# Configuring Logic Blocks

## A Logic Block




# Configuring Interconnections






# HW (FPGA) Implementations



# HW (FPGA) & SW Implementations



## References

- [1] <http://en.wikipedia.org/>
- [2] D.M. Harris, S. L. Harris, "Digital Design and Computer Architecture"