HW / SW Implementation Overview (0A)

Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using OpenOffice and Octave.

HW Implementation

ASIC (Application Specific Integrated Circuit)

RTL design

Logic Synthesis

Gate netlist

Physical Synthesis

GDS

```
always @(posedge clk)
  if (load) q = d;
```





mask



NAND Gate

A Transistor Level



A Gate Level

A Wafer processed



A Layout



SW Implementation

C++ / Java Code

```
int i, s=0;
for(i=0; i<10; ++i)
 s+= i;
```

Compile

Assembly Code

```
addi $s1, $0, 0
add  $s0, $0, $0
addi $t0, $0, 10
...
```

Link with libraries

ELF



OS Kernel

- Process Management
- Multitasking
- Interrupts
- Modes
- Memory Management
- Virtual Memory
- Disk access
- File System
- Device Drivers



Interrupt

Asynchronous



Hardware Interrupt

User Mode

Non-user Mode

Synchronous

Software Interrupt Instruction

INT 0x80...



Software Interrupt

User Mode

Non-user Mode

Interrupt and Parallelism

Asynchronous







Hardware Interrupt

User Mode

Non-user Mode

Two parallel threads of execution

Simulate parallelism

Time sharing



Timer & Interrupt



Multi-tasking

- **Time Slice**
- **Time Sharing**
- **Round Robin Scheduling**
- **Context Switching**





GPIO

- read from port address
- write to port address
- write to port direction register



HW (ASIC) & SW Implementations



FPGA Architecture

A Logic Block



A Configurable Interconnection



FPGA (Field Programmable Gate Array)



Implementing Boolean Functions

Memory Size : 2^3 x 1

index	x	y	z	F
0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	1
4	1	0	0	1
5	1	0	1	0
6	1	1	0	0
7	1	1	1	0

inputs output



A Logic Block



A Truth Table

LUT (Look up table)

Combinational Logic

Configuring Logic Blocks

A Logic Block





Configuring Interconnections







HW (FPGA) Implementations

HW (FPGA)

RTL design

Logic Synthesis

Gate netlist *

LUTs, FF, etc

Physical Synthesis

"Programming File"

FPGA configuration information



HW (FPGA) & SW Implementations



References

[1] http://en.wikipedia.org/
[2] D.M. Harris, S. L. Harris, “Digital Design and Computer Architecture”