




Output Stage Latch





Input Stage Latch







Output Stage Latch






For the stable operation, input D must not change in the vicinity of the rising edge



For the stable operation, input D must not change in the vicinity of the rising edge




The fast input must change before this time

FF delay Clk → Q




For the stable operation, input D must not change in the vicinity of the rising edge





The slow input must not change until this time

FF delay  
Clk → Q




# Ideal Case

No delay is considered





We can view as sampling input data just before the clock edge



# Ideal Case

No delay is considered



We can view as sampling input data just before the clock edge

Since this ideal waveform will experience the ff gate delay

