

R	Clk	D	Q	Q'
0	X	X	0	1
1	r	0	0	1
1	r	1	1	0






Fig 6.1












Fig 6.2 4-bit register with parallel load



Sheet1













Fig 6.4



Sheet1



ShiftControl



CLK.ShiftControl

