Open Source Layout Tools

Electric


Alliance


Magic


Open Standard Cell Library

vlsitechnology



CMOS Fabrication


Electrical Noise



The Well


The Metal Layers


The Active Layers


The Poly Layers



Resistors


Capacitors


MOSFETs

Layout Design Techniques



Models for Analog Design


Models for Digital Design



Static Logic Gates


Clocked Circuits


Dynamic Logic Gates



go to [ Electrical_&_Computer_Engineering_Studies ]

CMOS Circuit Design, Layout, and Simulation

This article is issued from Wikiversity. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.