< Assembly language < x86
This page is under construction notes are in { and } until the layout is finished
This will be the full x86 instruction set including all AMD Cyrix Intel and VIA instructions categorized by subset addition and function.
Instruction additions old to new. Chip it was introduced in for each manufacture in parenthesis. This is not a listing of CPU's.{ideally should be collapsible tables }
| 8086 | |
| 80186 | |
| 80286 | |
| 80287 | FPU Math co processor separate chip |
| 80386 | |
| 80387 | FPU Math co processor separate chip |
| 80486 | |
| 80487 | FPU Math co processor on die/replacement chip |
| x86 | (Intel Pentium/AMD K5) |
| x87 FPU | (Intel Pentium/AMD K5) |
| MMX | (Intel Pentium mmx/AMD K6) |
| 3DNow! | (AMD K6/2, K6/3) |
| Extended 3DNow! | (AMD K6/2+, K6/3+) |
| PowerNow! | (AMD K6/2+, K6/3+) |
| SSE | (Intel Pentium III/AMD Athlon XP, Duron "Morgan") |
| Enhanced 3DNow!/3DNow+! | (AMD Athlon) |
| Enhanced MMX/subset of SSE | (AMD Athlon) |
| SSE2 | (Intel Pentium 4/AMD Athlon 64) |
| SSE3 | (Intel Pentium 4/AMD Athlon 64) |
| AMD64(EM64T rebranded Intel) | (Intel Pentium 4 "Cedar Mill"/AMD Athlon 64) |
| NX-Bit | (XD Bit rebranded Intel) (Intel Pentium/AMD Athlon 64 |
| AMD-V | Intel VT(IVT) (Intel Core/AMD Athlon 64 "Orleans") |
| SSE4a | (AMD Opteron 65nm) AMD specific SSE4 instructions |
| SSSE3(SSE4) | may be same as sse4 may be differences may be a wholly mess |
| SSE4 | may be same as sse4 may be differences may be a wholly mess |
- Logic
- Move/Load
- Jump/Branch
- ADD
- Subtract
- Multiply
- Divide
- Size Translations (16bit <> 32bit)
- Type Translations (Float <> Int)
This article is issued from Wikiversity. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.